PTO-1449 REPRODUCED	ATTORNEY DOCKET NO.	APPLICATION NO.
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION IN AN APPLICATION	2789.1001-001	09/849,920
May 28, 2004 (Use several sheets if necessary)	FIRST NAMED INVENTOR: William J. Dally	FILING DATE: May 4, 2001
	EXAMINER: Cassandra F. Cox	CONFIRMATION NO.: 1489 / GROUP: 2816

OIPE JUN 01 2004 PATENT & TRADEMARK OFFICE

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	REF. NO.	DOCUMENT NUMBER Number-Kind Code (if known)	ISSUE DATE / PUBLICATION DATE MM-DD-YYYY	NAME OF PATENTEE OR APPLICANT OF CITED DOCUMENT
CR	AF	6,114,915	09/05/2000	Huang et al.
CR	AG	5,361,254	11/01/1994	Storck et al.
CR	AH	6,208,183 B1	03/27/2001	Li et al.
CR	AI	6,037,812	03/14/2000	Gaudet
CR	AJ	5,646,564	07/08/1997	Erickson et al.
CR	AK	6,043,717	03/28/2000	Kurd

EXAMINER: Cassandra Cox	DATE CONSIDERED: June 30, 2004

@PFDesktop\::ODMA/MHODMA/HBSR05;iManage;476840;1

PTO-1449 REPRODUCED	ATTORNEY DOCKET NO.	APPLICATION NO.
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION IN AN APPLICATION	2789.1001-001	09/849,920
	FIRST NAMED INVENTOR: William J. Dally	FILING DATE: May 4, 2001
May 28, 2004 (Use several sheets if necessary)	EXAMINER: Cassandra F. Cox	CONFIRMATION NO.: 1489 / GROUP: 2816

OIPE JUN 01 2004 PATENT & TRADEMARK OFFICE

OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*		
	AS	Dally, William J. and Poulton, John W., *Digital Systems Engineering,* Cambridge University Press, 1998, pp. 537-540 and 547-548.
	AT	Kim, Weigant and Gray, "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design," ISCAS, 1994, pp. 31-34.
	AU	Waizman, A., "A Delay Line Loop for Frequency Synthesis of De-Skewed Clock," IEEE International Solid-State Circuits Conference, 1994, pp. 298-299.
	AV	Dally, William J. and Poulton, John W., "Transmitter Equalization for 4Gb/s Signaling," IEEE Micro, Jan-Feb 1997, pp. 48-56.

EXAMINER	DATE CONSIDERED
Cassandra Cox	June 30, 2004

@PFDesktop\:ODMA/MHODMA/HBSR05;iManage;476840;1